




# WEMPEC



Wisconsin Electric Machines and Power Electronics Consortium

RESEARCH REPORT  
82-1

Hybrid Computer Simulation  
of an ASCI Current Source Inverter

T.A. Lipo  
University of Wisconsin  
Madison, Wisconsin

Department of Electrical and Computer Engineering  
*University of Wisconsin-Madison*  
Madison, Wisconsin 53706

April 1982

# HYBRID COMPUTER SIMULATION OF AN ASCI CURRENT SOURCE INVERTER

T.A. Lipo  
University of Wisconsin-Madison  
Madison, Wisconsin

## Abstract

A hybrid computer representation of a current source inverter is described. The inverter is modeled in considerable detail so that the simulation is suitable to portray double overlap, discontinuous current operation and other abnormal modes of inverter behavior. Both system equations and simulation diagrams are included. Several computer runs are shown to illustrate the simulation of typical inverter operation.

## Introduction

Recently, the use of adjustable speed AC motor drives in conjunction with inverters which approximate current rather than voltage sources have been increasingly employed in industry. The most widely utilized current source inverter configuration is the auto sequentially commutated inverter or ASCI inverter described originally by Ward<sup>1</sup>. To date, work has concentrated mainly on the prediction of circuit behavior of this configuration and the development of control strategies for use in controlling AC machines<sup>2-4</sup>.

At present, abnormal modes of system behavior arising from the use of current source inverters have, in the large, gone uninvestigated since they are difficult to analyze. Many of the conventional techniques for analyzing steady state phenomena presently heavily utilize the symmetry inherent in the three phase inverter waveshape<sup>5</sup>. However, when the inverter is unbalanced due to an unbalance in load or firing condition such symmetry is no longer available and the solution becomes hopelessly complex. In this case the analyst must rely upon implicit integration of the system equations using simulation to obtain the desired solution. This paper realizes such a simulation tool which will facilitate the study of a wide variety of transient as well as abnormal steady-state motor drive phenomena.

Although simulation models for current source inverters have appeared in the literature, the switching is often idealized in order to reduce the complexity of the simulation. In particular, the author has reported two such simulations in the past. In the first simulation, the commutation phenomena was neglected completely and the inverter treated as an ideal switch having a transport lag representing the commutation time<sup>6</sup>. The commutation interval was approximated by replacing the commutation capacitors with a fictitious resistor which resulted in the same equivalent current transfer time. The second simulation accurately modeled the commutation phenomena by the use of an equivalent

capacitor which accomplished the commutations produced by all six of the ASCI commutation capacitors<sup>7</sup>. However, two important limitations inherent in this approach is that the load remains balanced and that the commutation intervals never exceed 60°. That is, double overlap never occurs. These limitations are precisely those which are to be overcome in this paper. Digital computer simulation algorithms have also appeared in the literature<sup>8</sup>. However, turn around time continues to be a difficulty with such approach and often prevents a digital simulation from being a true engineering design tool.

### Inverter Description and Equivalent Circuit

The auto-sequential type of controlled current inverter which is to be modeled is shown in Fig. 1. Although any load is possible, the inverter will be analyzed, for purposes of convenience, connected to a passive R-L load. The inverter consists of two groups of three thyristors. Delta connected commutating capacitors C1-C6, all of the same value, serve to provide the necessary reverse voltage needed to turn off each thyristor. Since voltages which can exceed the DC supply are built up on the commutating capacitors, diodes D1-D6 isolate the commutating capacitors from the load preventing their discharge after commutation. Each thyristor and diode carries the full load current for approximately 120° of the fundamental output period so that during commutation, current overlap between adjacent motor phases occurs as current transfer takes place. The commutating capacitors carry load current only during commutation intervals. Neglecting overlap periods, one phase of the load is always disconnected from the source.




Fig. 1 Current Source Inverter with Auto-Sequential Commutation

A typical sketch showing load waveforms is given in Fig. 2. It can be noted that when overlap exceeds 60° current will be commutated in both the top and bottom half bridges producing a temporary "short circuit" path in shunt with the load. Also, because of the inductive nature of the load and the rapid commutation of current between phases, spikes of voltage are produced across each phase the amplitude of which must be carefully evaluated in a practical application. For accurate prediction of both of these effects, a detailed representation of the inverter is clearly required.




Fig. 2 Expected Waveforms for R-L Load

In order to write a sufficient number of independent equations to describe the system, the inverter can be modeled by the equivalent circuit shown in Fig. 3. The elements  $R_{km}$ ,  $R_{ln}$ ,  $R_{am}$ ,  $R_{bm}$ , and  $R_{cm}$  in Fig. 3 are artificial resistors having a large numerical value (approximately 20 per unit) and are needed to define the load or motor terminal voltages with respect to the neutral reference. Although fictitious, it has been demonstrated in previous simulations that these resistors have a negligible effect on system behavior<sup>7</sup>.

It can be noted that the pair of delta connected capacitors have been replaced by two wye connected capacitor banks. Since the inverter always operates in a piecewise linear fashion, it can be shown that the same response will be always realized if the capacitor associated with the wye connected bank is three times that of the delta connected system. It should be mentioned that the conversion from delta to wye connected capacitors was made in order to eliminate an unstable algebraic loop which arises whenever three passive elements are connected in a closed loop.

The circuit has also been modified by inserting small inductors in series with each diode so as to permit a means of developing the current through each diode element during conduction. (A small resistor could also have been used). Since the inductance is assumed negligibly small, this element also has negligible effect on the solution. In practice, this quantity could be scaled to represent stray lead inductance.




Fig. 3 Network Modified for Simulation Purposes

It can be noted that a DC filter inductor has been incorporated in the simulation. Hence, a constant current source has not been assumed. The inverter is permitted to function as an approximate constant current source with ripple components appearing in the DC side current due to the switching of the inverter. In the simulation, the input DC voltage  $V_R$  has been modeled as an idealized, adjustable amplitude DC voltage. In practical applications this voltage is typically the output of a thyristor bridge. The addition of such an AC-DC bridge produces additional ripple current in the DC current. In some cases, the DC current can even become discontinuous which results in additional modes of operation in so far as the inverter is concerned. Although the possibility of discontinuous DC current was included in the simulation, the operation of the AC-DC bridge was idealized. This component can be accurately modeled, if necessary, using previously developed techniques<sup>9</sup>.

### System Equations

The equations which describe behavior of the system are, in general, derived by inspection of the equivalent circuit, Fig. 3. The equations which describe behavior of the DC choke are

$$V_{R'n}(t) = V_{pn} \text{ if } I_R(t^-) < \epsilon \quad (1)$$

$$V_{R'n}(t) = V_{Rn} \text{ if } V_{Rn} > V_{pn} \quad (2)$$

$$I_R = \frac{\omega_b}{X_f} \int (V_{R'n} - V_{pn} - r_f I_R) dt \quad (3)$$

where

$$X_f = \omega_b L_f, \text{ and } \epsilon \rightarrow 0.$$

The model of the thyristors are obtained by reference to Fig. 2. Let  $P_1, \dots, P_6$  be ideal  $120^\circ$  gate pulses, and  $T_1, \dots, T_6$  be logic pulses corresponding to on-off state of the thyristors.  $T_1 = 1$  if thyristor #1 is conducting,  $T_1 = 0$  if thyristor #1 is off, etc. Then

$$T_1 = 1 \text{ if } P_1 = 1 \text{ and } T_5 = 1 \text{ and } V_{51} > 0 \quad (4)$$

$$T_3 = 1 \text{ if } P_3 = 1 \text{ and } T_1 = 1 \text{ and } V_{13} > 0 \quad (5)$$

$$T_5 = 1 \text{ if } P_5 = 1 \text{ and } T_3 = 1 \text{ and } V_{35} > 0 \quad (6)$$

$$T_2 = 1 \text{ if } P_2 = 1 \text{ and } T_6 = 1 \text{ and } V_{62} < 0 \quad (7)$$

$$T_4 = 1 \text{ if } P_4 = 1 \text{ and } T_2 = 1 \text{ and } V_{24} < 0 \quad (8)$$

$$T_6 = 1 \text{ if } P_6 = 1 \text{ and } T_4 = 1 \text{ and } V_{46} < 0 \quad (9)$$

$$i_{T_1} = i_R \text{ if } T_1 = 1; i_{T_1} = 0 \text{ if } T_1 = 0 \quad (10)$$

$$i_{T_3} = i_R \text{ if } T_3 = 1; i_{T_3} = 0 \text{ if } T_3 = 0 \quad (11)$$

$$i_{T_5} = i_R \text{ if } T_5 = 1; i_{T_5} = 0 \text{ if } T_5 = 0 \quad (12)$$

$$i_{T_2} = i_R \text{ if } T_2 = 1; i_{T_2} = 0 \text{ if } T_2 = 0 \quad (13)$$

$$i_{T_4} = i_R \text{ if } T_4 = 1; i_{T_4} = 0 \text{ if } T_4 = 0 \quad (14)$$

$$i_{T_6} = i_R \text{ if } T_6 = 1; i_{T_6} = 0 \text{ if } T_6 = 0 \quad (15)$$

$$V_{pm} = V_{1m} \text{ if } T_1 = 1 \quad (16)$$

$$V_{pm} = V_{3m} \text{ if } T_3 = 1 \quad (17)$$

$$V_{pm} = V_{5m} \text{ if } T_5 = 1 \quad (18)$$

$$V_{nm} = V_{2m} \text{ if } T_2 = 1 \quad (19)$$

$$V_{nm} = V_{4m} \text{ if } T_4 = 1 \quad (20)$$

$$V_{nm} = V_{6m} \text{ if } T_6 = 1 \quad (21)$$

Note that to realize Eqs. 16-18, logic signals T1, T3 and T5 must be mutually exclusive. Similarly to realize Eqs. 19-21, logic variables T2, T4 and T6 must be mutually exclusive.

The voltages across the six capacitors are found by integrating the voltages across the six equivalent wye connected capacitors. That is,

$$V_{1k} = 3\omega_b X_c \int (i_{T1} - i_{D1}) dt \quad (22)$$

$$V_{3k} = 3\omega_b X_c \int (i_{T3} - i_{D3}) dt \quad (23)$$

$$V_{5k} = 3\omega_b X_c \int (i_{T5} - i_{D5}) dt \quad (24)$$

$$V_{2\ell} = 3\omega_b X_c \int (i_{D2} - i_{T2}) dt \quad (25)$$

$$V_{4\ell} = 3\omega_b X_c \int (i_{D4} - i_{T4}) dt \quad (26)$$

$$V_{6\ell} = 3\omega_b X_c \int (i_{D6} - i_{T6}) dt \quad (27)$$

where  $X_c = 1/(\omega_b C)$ .

The diode currents are defined by

$$i_{D1}(t) = 0 \text{ if } i_{D1}(t^-) < \epsilon \text{ and } V_{1m} < V_{cm}$$

$$i_{D1} = \frac{\omega_b}{X_\ell} \int (V_{1m} - V_{am}) dt \text{ otherwise} \quad (28)$$

$$i_{D3}(t) = 0 \text{ if } i_{D3}(t^-) < \epsilon \text{ and } V_{3m} < V_{bm}$$

$$i_{D3} = \frac{\omega_b}{X_\ell} \int (V_{3m} - V_{bm}) dt \text{ otherwise} \quad (29)$$

$$i_{D5}(t) = 0 \text{ if } i_{D5}(t^-) < \epsilon \text{ and } V_{5m} < V_{cm}$$

$$i_{D5} = \frac{\omega_b}{X_\ell} \int (V_{5m} - V_{cm}) dt \text{ otherwise} \quad (30)$$

$$i_{D2}(t) = 0 \text{ if } i_{D2}(t^-) < \epsilon \text{ and } V_{2m} > V_{cm}$$

$$i_{D2} = \frac{\omega_b}{X_\ell} \int (V_{cm} - V_{2m}) dt \text{ otherwise} \quad (31)$$

$$i_{D4}(t) = 0 \text{ if } i_{D4}(t^-) < \epsilon \text{ and } V_{4m} > V_{am}$$

$$i_{D4} = \frac{\omega_b}{X_\ell} \int (V_{am} - V_{4m}) dt \text{ otherwise} \quad (32)$$

$$i_{D6}(t) = 0 \text{ if } i_{D6}(t^-) < \epsilon \text{ and } V_{6m} > V_{bm}$$

$$i_{D6} = \frac{\omega_b}{X_\ell} \int (V_{bm} - V_{6m}) dt \text{ otherwise} \quad (33)$$

In Eqs. 28-33,  $\epsilon$  is an arbitrarily small quantity and  $X_\ell = \omega_b \ell$ .

The voltages to neutral are needed to complete the solution for the voltages across the inverter bridge.

$$V_{km} = R_{km}(i_{T1} + i_{T3} + i_{T5} - i_{D1} - i_{D3} - i_{D5}) \quad (34)$$

$$V_{\ell m} = R_{\ell m}(i_{D2} + i_{D4} + i_{D6} - i_{T2} - i_{T4} - i_{T6}) \quad (35)$$

$$V_{1m} = V_{1k} + V_{km} \quad (36)$$

$$V_{3m} = V_{3k} + V_{km} \quad (37)$$

$$V_{5m} = V_{5k} + V_{km} \quad (38)$$

$$V_{2m} = V_{2\ell} + V_{\ell m} \quad (39)$$

$$V_{4m} = V_{4\ell} + V_{\ell m} \quad (40)$$

$$V_{6m} = V_{6\ell} + V_{\ell m} \quad (41)$$

$$V_{am} = R_{am}(i_{D1} - i_{D4} - i_{as}) \quad (42)$$

$$V_{bm} = R_{bm}(i_{D3} - i_{D6} - i_{bs}) \quad (43)$$

$$V_{cm} = R_{cm}(i_{D5} - i_{D2} - i_{cs}) \quad (44)$$

Finally expressions are required to define the load quantities. In a practical application the load would generally consist of an induction motor and can be modelled by conventional techniques<sup>10</sup>. It is assumed for simplicity that the load is a simple R-L load. The equations which are needed to define such a load are

$$V_{sm} = \frac{1}{3}(V_{am} + V_{bm} + V_{cm}) \quad (45)$$

$$V_{as} = V_{am} - V_{sm} \quad (46)$$

$$V_{bs} = V_{bm} - V_{sm} \quad (47)$$

$$V_{cs} = V_{cm} - V_{sm} \quad (48)$$

$$i_{as} = \frac{\omega_b}{X} \int (V_{as} - Ri_{as}) dt \quad (49)$$

$$i_{bs} = \frac{\omega_b}{X} \int (V_{bs} - Ri_{bs}) dt \quad (50)$$

$$i_{cs} = \frac{\omega_b}{X} \int (V_{cs} - Ri_{cs}) dt \quad (51)$$

where  $X = \omega_b L$ .



## Description of the Simulation

The simulation diagrams resulting from the equations of the previous section are given in Figs. 4-8. Fig. 4 shows the simulation of the filter choke together with the model of the six thyristors. Figure 5 shows the logic required to trigger each thyristor. Although it would be inappropriate to describe each element in detail, a number of blocks are not entirely standard. The square box in the feedback of high gain amplifiers in Fig. 4 represent limiters which were included to clip excess voltage spikes which sometimes occur during startup. The diamonds shown in Fig. 4 correspond to logic controlled D/A switches. The switch is closed when the logic input is one and is opened when the logic is zero.




Fig. 4 Thyristor and DC Link Currents

The upper portion of Fig. 5 is an implementation of a variable frequency pulse generator which forms the input to a six bit ring counter. The timing of the pulse generator is adjusted by the input to the integrator. The six bit ring counter is fed to a logic complement which forms idealized trigger pulses of  $120^\circ$  duration. These pulses are fed to a flip-flop arrangement which implements Eqs. 4-9. Note that only one of the three quantities  $T_1$ ,  $T_3$  and  $T_5$  can be high at any one time. This constraint is needed to realize Eqs. 16-21. A similar statement applies to the logic for the bottom group.

In Fig. 6 is shown the simulation for the diode currents. The size of the equivalent lead inductance was chosen to be  $1/100$  that of the load inductance  $\ell$  with good success. Note that mode control is used to hold each integrator which represents diode current in initial condition whenever the diode is in the blocking mode.




Fig. 5 Thyristor Logic




Fig. 6 Diode Currents

The six commutating capacitor voltages are illustrated in Fig. 7. Note that since the equivalent capacitors are wye connected, the line to line voltages must be developed algebraically. These equations are quite obvious and they were not written out explicitly in the previous section.

The voltages to neutral together with the representation of the load is shown in Fig. 8. For simplicity, a simple passive R-L load has been assumed. The representation of this load is given between the two dashed lines in Fig. 8. If necessary, the simulation for any type of three phase load can be substituted including active loads such as an induction or synchronous motor<sup>10</sup>




Fig. 7 Capacitor Voltages




Fig. 8 Output Voltages and Load Currents




Fig. 9b Response of Current Source Inverter with Passive R-L Load at 66 Hz Showing System Currents.

In Figs. 10 and 11 the passive load has been replaced by an active induction motor load. Figure 10 shows system variables for no load operation at 45 Hz. The characteristic notches in the motor line and phase voltages can be noted. Of particular interest is the capacitor voltage, the thyristor voltage and the diode voltage which yields important information on sizing these components. In general, these simulation results have been found to show good correlation with previously published data .

In Fig. 11 the frequency has been increased to 80 Hz. which represents the 120° overlap condition for the motor parameters chosen. Examination of the commutating capacitor voltage indicates a nearly triangular waveshape which indicates that commutations are continuously occurring. Note also the large ripple component of current that exists as the 120° overlap condition is approached.





Fig. 10 ASCI Inverter Feeding Induction Motor Operating at No Load and at Base Frequency (45 Hz).





Fig. 11 ASCI Inverter Feeding Induction Motor Operating with No Load at the  $120^\circ$  Overlap Condition (80 Hz).



### Conclusion

A detailed hybrid computer simulation of a controlled current ASCI inverter has been described. Several computer runs were included to verify the analysis. The simulation is particularly useful in the investigation of abnormal phenomena such as double overlap, discontinuous current operation and thyristor misfire. Because of the extensive use of computer components, it appears that this simulation will be practical only on a large scale analog computer having a complete logic complement. However, the approach which has been described is not restricted to analog computation and can be directly implemented in digital form by using any of a number of simulation software such as ACSL, CSSL IV or SuperSceptre.

### References

1. E.E. Ward, "Inverter Suitable for Operation Over a Range of Frequency", Proceedings of IEE, Vol. 111, No. 8, August 1964, pp. 1423-1434.
2. W. Lienau, "Commutation Modes of a Current-Source Inverter", 2nd IFAC Symposium on Control in Power Electronics and Electrical Drives, 1977, Dusseldorf Germany, pp. 219-229.
3. A. B. Plunkett, J.D. D'Atre and T.A. Lipo, "Synchronous Control of a Static AC Induction Motor Drive", IEEE Trans. Industry Applications, Vol IA-15, No. 4, July/August 1979, pp. 430-437.
4. L.H. Walker and P.M. Espelage, "A High Performance Controlled-Current Inverter Drive", IEEE Trans. on Industry Applications, Vol. IA-16, No. 2, March/April 1980, pp. 193-202.
5. T.A. Lipo and E.P. Cornell, "State-Variable Steady-State Analysis of a Controlled Current Induction Motor Drive", IEEE Trans. on Industry Applications, Vol. IA-13, No. 4, July/August 1977, pp. 321-330.
6. B.K. Bose and T.A. Lipo, "Control and Simulation of a Current-Fed Linear Inductor Machine", IEEE Trans on Industry Applications, Vol. IA-15, No. 6, November/December 1979, pp. 591-600.
7. T.A. Lipo, "Simulation of a Current Source Induction Motor Drive", IEEE Trans. on Ind. Elect. and Control Inst., Vol. IECI-26, May 1979, pp. 98-103.
8. P. Lataire, G. Magetto, D. Van Goethem, J. Wambacq, "Analysis and Simulation of the Working of a Current Fed Induction Motor Drive Using Symmetrical Components of Instantaneous Potentials and Currents", 1978 IAS Annual Meeting, Toronto Canada, pp. 844-852.
9. H. Winograd, L.E. Nickels, and R.A. Hedin, "Design of HVDC Power Supply for Experimental d-c Transmission Test Facility", 1963 IEEE Winter General Meeting, paper CP 63-1053, Nov 1963.
10. P.C. Krause and C.H. Thomas, "Simulation of Symmetrical Induction Machinery", IEEE Trans. on Power App. Syst., Vol PAS-84, November 1965, pp. 1038-1053.