

# Current-Clamped, Modified Series Resonant DC-Link Power Converter for a General Purpose Induction Motor Drive

Sunil Gamini Abeyratne, Jirou Horikawa, Yoshihiro Murai, and Thomas A. Lipo

**Abstract**—A new ac/ac power converter topology, in which all the switches operate in a resonant fashion to reduce switching losses, is proposed. The topology enables conduction-period control of individual current pulses, whereby pulse-width modulation (PWM) could be achieved to a fair degree of accuracy with the associated controller. The scheme implements current peak (resonant) limiting by a simple diode clamp. Improved switch utilization (voltage  $\times$  current) and reduced part-count could be cited as the merits of the circuit over the previous soft-switched current-sourced ac/ac configurations. It is experimentally verified that the output PWM controller could be used to implement constant V/F operation, and the results are presented. In-depth design criteria for the topology that gives optimized voltage stresses are presented. A charge-based, line current feed-forward, mode-controller is introduced at the input and digitally verified. Feasibility of the simultaneous control over both input power-factor and smooth input-output line currents are studied and the digital verification is presented.

**Index Terms**—Current source, dc link, motor drive, pulse width modulation (PWM), resonant.

## I. INTRODUCTION

SOFT-SWITCHING schemes are gaining popularity due to their characteristic feature of markedly reduced switching losses. However, soft-switching ac/ac topologies generally lack duty-ratio control, and the pulse density modulation (PDM) has been the eventual modulation scheme [1], [2]. For a comparable spectral content at the output (and to get rid of *sub-harmonic beating*) PDM requires much higher switching frequencies compared to pulse width modulation (PWM). The higher switching-frequency requirement could offset the merits of soft-switching converters due to the frequency-dependent loss components.

Increasing power demand from a drive can be achieved most effectively through an increase of output voltage of the feeding inverter system. Current source type converters compete favorably in such cases due to their inherent lower  $dv/dt$  at the output; the merits of lower  $dv/dt$  are that: 1) leakage current in the load (motor) due to stray capacitance is reduced and 2) reduced EMI and eddy current losses. To fully exploit the merits of a *current-source* power-converter in a high-power system, the *soft-switching* series resonant dc link power conversion scheme [1] is an attractive alternative.

Several improved versions of the topology can be found in the literature [5]–[7]. However, those topologies either lack full current pulse controllability, are susceptible to high current peaks and voltage stresses, or are of higher part-count or possess a combination of limitations thereof. At this point in time, it would be appropriate to give a brief run-down on each of the previous topologies and the new topology.

Topology [5] offers an attractive *time sharing* pulse-splitting scheme that helps to improve the pulse controllability. The limiting factor is that the conducting width of a current pulse for a *phase* cannot be controlled over each and every pulse. Topology [6] has made a breakthrough by adding the conduction period controllability to the topology; but the minimum pulse-width and the resonant current peaks seen by the bridge devices are compromised. Topology [7] facilitates conduction period controllability and resonant current peak clamping for reduced current stresses. The drawbacks are that the auxiliary-thyristor bridge sees higher resonant current peaks and voltage stresses (as high as five times the output voltage-peak), and that the part-count (device number) of the topology is high. The *proposed* topology (new topology in Fig. 1) performs resonant-current clamping and conduction-period control (PWM) only by means of an extra thyristor-diode set. It does not use any *dedicated devices* for start-up. PWM capability, once achieved, enables much lower switching-frequency operation than with the PDM operation, and yet obtains almost comparable spectral performance compared with a hard-switched, current-source converter [3]. Hard-switch operation reaches the thermal-limit at much lower switching frequencies. The experimental results of the hard- and soft-switch comparison [4] on GTO show that, as high as twenty-fold (20:1) frequency gain could be achieved with the soft-switch operation. Therefore, with the availability of PWM in this topology, the “*wide switching frequency availability*” could be exploited for much better spectral content.

### A. Overview of the Proposed Power Converter and Control Possibilities

The proposed ac/ac power-converter topology is drawn in Fig. 1. It generates unity power factor smooth line currents at the input and variable frequency, harmonically optimized sinusoids at the output. Typical current-pulses seen by bridge thyristors are represented as *pulse-current*  $i_s$  in Fig. 1. These pulses are distributed among phases to synthesize reference sinusoids. The width of the current pulses  $i_s$  is adjustable,

Manuscript received September 5, 1995; revised August 19, 1996.  
The authors are with the Department of Electrical and Computer Engineering, Gifu University, Gifu 501-11, Japan.  
Publisher Item Identifier S 0885-8993(97)01847-4.




Fig. 1. Power circuit topology.

and the adjustment can be assigned to either output or input controller. The basic control methods that could be drawn out of the situation are: PWM is assigned to the output controller only; PWM is assigned to the input controller only; or PWM is assigned to both input and output controllers alternatively, in a time-sharing manner. Output (motor load) is considered to be critical, therefore, PWM has been assigned to the output controller in this paper.

### B. Circuit Description

Input line impedance  $L$  and small filter capacitors  $C_f$  in Fig. 1 constitute the low-pass filter at the input, whereas, motor leakage inductance and  $C_f$  form the filter at the output.  $C_f$  is selected in such a way that vars drawn by it at the fundamental frequency is negligible [8]. Small inductance  $L_{01}$ ,  $L_{02}$  and the capacitor  $C_0$  form the resonant circuits. In addition to being a current source of current  $I_d$ , the inductor  $L_d (\gg L_{01}, L_{02})$  plays the role of the energy balancing element of the dc link. The input-bridge supplies positive and negative voltage pulses at the input to maintain the average current in  $L_d$  at the given reference  $I_{d,ref}$  (positive voltage pulses increase  $I_d$  and negative voltage pulses decrease  $I_d$ ); moreover, the input bridge synthesizes unity power factor line currents. Diode "D" is the clamping device that clamps the resonating current  $i_s$  flowing in-to the load at the level of  $I_d$  (current in  $L_d$ ). The auxiliary thyristor " $T_{aux}$ " adjusts the pulse-width of  $i_s$ .

## II. PRINCIPLE OF OPERATION

### A. Equivalent Circuit

Filter capacitors  $C_f$  are considered to be constant voltage sources over the period of a single current-pulse of  $i_s$ , because  $i_s$  is of higher frequency compared to the input and output waveforms. Therefore, for analytical purposes, the mono-phase equivalent circuit can be drawn as shown in Fig. 2(a). Note that the four thyristors in black in Fig. 1 are a set of thyristors conducting in series to generate a current pulse  $i_s$ ; the four thyristors are lumped in to a single thyristor  $T_{equ}$ , as shown in Fig. 2(a).  $E$  and  $V_o$  represent the input and output voltages, respectively. Principle of the circuit operation has been explained by means of five circuit states drawn in Fig. 2(b), where the thick black lines represent the current path for each case. Note that the circuit states are plotted in *time*

*domain*, in the topmost trace of Fig. 3(a), together with their current waveforms.

### B. Current Pulse Generation

1) *State 1*: Assume that a dc current of value  $I_d$  exists in the inductor  $L_d$ . Fig. 2(b)  $\square$  represents the state-1, where all the thyristors are off and  $D$  conducting and  $I_d$  circulates charging  $C_0$  up linearly. Traces 5 and 6 of Fig. 3(a) represents the voltage variations across  $C_0$  and  $T_{equ}$ , respectively. As  $C_0$  gets charged up, the forward voltage of  $T_{equ}$ ,  $V_{swt}$  builds up until it reaches a defined threshold  $V_{thm}$  at  $t_0$ , as shown in Fig. 3(a), trace 6.

2) *State 2*: State 2 is illustrated in Fig. 2(b)  $\boxtimes$  ( $T_{equ}$ ,  $D$  conducting). At  $t = t_0$ , when  $V_{swt} = V_{thm}$ ,  $T_{equ}$  is gated on. Change in  $I_d$  ( $di_d/dt \simeq 0$ ) is neglected, whereupon, the voltage equation around the loop [see Fig. 2(a)] for the loop yields

$$E - V_o = (L_{01} + L_{02}) \frac{di_s}{dt} + \frac{1}{C_0} \int (i_s - I_d) dt \quad (1)$$

and the current  $i_s(t)$  becomes

$$i_s = I_d(1 - \cos \omega_0 t) + \frac{V_{swt}(t_0)}{Z_0} \sin \omega_0 t \quad (2)$$

where

$$Z_0 = \sqrt{\frac{L_{01} + L_{02}}{C_0}}$$

$$\omega_0 = \sqrt{\frac{1}{(L_{01} + L_{02}) C_0}}$$

$i_s$  is of resonant nature and starts growing at  $t_0$ , as shown in Fig. 3(a), trace 1. The node 2 in Fig. 2(a) gives the current relation

$$I_d = i_s + I_{dd}. \quad (3)$$

$I_d$  is constant, therefore, to make up for the increasing  $i_s$ ,  $i_{dd}$  starts falling and goes to zero at  $t_r$ , turning the  $D$  off where  $i_s$  gets clamped at  $I_d$  to satisfy (3), as shown in Fig. 3(a) trace 1.

3) *State 3*: Fig. 2(b)  $\boxplus$  represents the State 3 ( $T_{equ}$ -on). The clamped  $i_s$  continues to flow through the load as a flat-topped current pulse ( $i_s = I_d$ ), the width of which is controllable. State 3 is considered to be the powering mode of the converter.





Fig. 2. (a) Mono phase equivalent circuit and (b) circuit states.

4) *State 4*: The State 4 is drawn in Fig. 2(b)  $\square$ ;  $T_{aux}$  is turned-on to reverse the polarity of  $C_0$ . The resonant circuit for the case is formed by  $C_0$  and  $L_{01}$ . Depending on the polarity of  $V_o$ , State  $\square$  takes on two *sub-states*. Currents for  $V_o < 0$  are drawn in Fig. 3(a). When  $T_{aux}$  turns on at  $t_1$ ,  $i_0$  starts to flow, but the diode  $D$  continues to be off because of the reverse voltage being applied [see Fig. 2(b)  $\square$ ].  $T_{aux}$  turns-off at  $t_2$ , having reached the current zero [see Fig. 3(a) trace 4].  $i_s$  for  $V_o > 0$  is shown in Fig. 3(b). Until the time  $t_1$ , every bit of the current waveforms is as same as for the case  $V_o < 0$ . Now  $T_{aux}$  is turned-on at  $t_1$ , where  $D$  and  $T_{aux}$  start conducting.  $i_s$  linearly goes down by  $\Delta i_s$ , which makes  $i_{dd} = +\Delta i_s$  [see (3),  $I_d$  constant].  $i_0$  grows and reaches  $-\Delta i_s$  at  $t^*$ , where  $i_{aux} = i_{dd} + i_0 = 0$  and  $T_{aux}$  turns off.


 Fig. 3. (a) Current waveforms for  $V_o < 0$  and (b) current waveforms for  $V_o > 0$ .

5) *State 5*: Soon after  $T_{aux}$  has turned-off at  $t_2$  (or  $t^*$ , depending on the previous state), State-5 [Fig. 2(b)  $\square$ ] begins. The reversed  $C_0$  forward bias  $D$  at  $t_2$ . The energy trapped in  $C_0$  [see Fig. 3(a) trace 5 for capacitor voltage] and  $L_{02}$  re-excite the tank of  $C_0$  and  $L_{01} + L_{02}$ . The current  $i_{dd}$  starts to grow toward  $I_d$ , and  $i_s$  starts reducing to satisfy the current equation at node-2 ( $I_d = i_{dd} + i_s$ ).  $i_s$  reaches zero at  $t_3$ , whereby  $T_{equ}$  turns-off marking the end of a cycle and the State 5.

### III. POWER CIRCUIT DESIGN/PULSE STABILITY

#### A. Pulse Stability

Pulse stability analysis requires the knowledge of the peak of  $i_{dd}$  and  $i_{aux}$ , and the maximum possible voltage stresses of the devices. In the State 1,  $I_d$  charges  $C_0$  linearly up until  $t_0$ , just before the turn-on of  $T_{equ}$  at  $t_0$ . The voltage across

$T_{equ}$  at  $t_{0-}$  is  $V_{thm}$ , therefore, the voltage of  $C_0$ , at  $t_0$  can be expressed as

$$V_{C0}(t_0) = V_{thm} + V_o - E. \quad (4)$$

Fig. 3(a), trace 5, shows that the *State 2* further charges  $C_0$  in a *resonant* manner until  $t_r$ , where  $i_s$  reaches  $I_d$ . The *additional* charge put in to  $C_0$  during the *State 2* is  $\Delta Q$ ; it is represented by the shaded area in trace 1 and 2 of Fig. 3(a). The voltage of  $C_0$  at  $t = t_r$  turns out to be

$$V_{C0}(t_r) = V_{thm} + V_o - E + \frac{\Delta Q}{C_0}. \quad (5)$$

$V_{C0}(t_r)$  becomes a transcendental function; to make the mathematics simpler, it is assumed that  $i_s$  increases linearly from  $t_0$  to  $t_r$  at the rate  $(di_s/dt)_{t_0}$ , and the shaded area  $\Delta Q$  in Fig. 3(a) is treated triangular. The Appendix deals with the derivation of  $\Delta Q$ .

1) *Selection of  $Z_0$* :  $Z_0$  is the characteristic impedance of the tank formed by  $C_0$  and  $L_{01} + L_{02}$ . Consider the *State 5*, which begins by turning  $D$  on at  $t_2$ ; when  $V_o < 0$ , it gives the worst case for  $D$  to excite the tank at  $t = t_2$ , therefore, it brings in the weakest  $i_{dd}$  growth of the circuit and the minimal *potential* peak of  $i_{dd}$ ,  $(i_{dd})_{peak}$ . During the *State 5*, for  $i_s$  to reach zero and turn  $T_{equ}$  off,  $i_{dd}$  should at least grow up to be  $I_d$  ( $= i_{dd} + i_s$ ). The point “W” in Fig. 3(a) trace 3 shows the potential- $i_{dd}$  peak (which is reachable if and only if  $T_{equ}$  allows reverse current). It yields the following inequality:

$$(I_{dd})_{peak} \geq I_d. \quad (6)$$

Substituting for  $(i_{dd})_{peak}$  in (6), arranging terms, and defining the function  $Y$  would yield

$$Y \triangleq \left( \frac{I_d^2}{2V_{thm}} \right) Z_0^2 - (I_d)Z_0 - 2|V_o| + V_{thm} \geq 0. \quad (7)$$

Fig. 4(a) and (b) graph the function  $Y$  for specifically identified boundaries of  $V_{thm}$ , marked on the top of each plot. Circuit operation maintains  $V_{thm} > 0$ , therefore,  $(I_d^2/2V_{thm}) > 0$  and  $Y$  has a minimum at  $Z_0 = V_{thm}/I_d$ . The range of  $Z_0$  satisfying (7) can be written as

$$Z_0 > \frac{V_{thm}}{I_d} \left( 1 + \sqrt{4 \frac{|V_o|}{V_{thm}} - 1} \right) \quad (8)$$

$$Z_0 < \frac{V_{thm}}{I_d} \left( 1 - \sqrt{4 \frac{|V_o|}{V_{thm}} - 1} \right). \quad (9)$$

The range of  $Z_0$  for each case is marked in thick line on the  $Z_0$  axis. The condition  $V_{thm} > 4|V_o|$  [Fig. 4(a)] yields no real solution for  $Y = 0$ ; therefore, regardless of the value of  $Z_0$ , system is stable, for (7) is satisfied for any  $Z_0$ . But,  $V_{thm} > 4|V_o|$  is not practically viable because it yields elevated voltage stresses across  $T_{equ}$ . The condition  $2|V_o| < V_{thm} < 4|V_o|$  [Fig. 4(b)] makes the two roots of  $Y$ ,  $Z_1$ , and  $Z_2$  positive, and yields two discrete solution ranges for  $Z_0$ .  $2|V_o| < V_{thm} < 4|V_o|$  gives an important boundary for  $V_{thm}$ , because it satisfies the condition  $V_{thm} \simeq 2|V_o|_+$ , which gives the minimal voltage stress point of the converter (see Section III-B). The range marked sol. 2 given by (9)

— Solution range of  $Z_0$  for  $Y > 0$

$$* Y = \left[ \frac{I_d^2}{2V_{thm}} \right] Z_0^2 - I_d Z_0 - 2|V_o| + V_{thm}$$




Fig. 4. Solution range of  $Z_0$  for different  $V_{thm}$ .

is preferable, because it yields a smaller  $Z_0$  and, therefore, smaller  $L_{01} + L_{02}$  can be used.

a) *How to find the smallest  $Z_0$* :  $V_{thm}$  is a defined parameter.  $I_d$  and  $|V_o|$  are varying, but the peaks of  $|V_o|$  and  $I_d$  are known. From (9), it follows that the largest possible  $I_d$  and  $|V_o|$  yield the *lowest*- $Z_0$  ( $= Z_3$ );  $Z_0$  should lie to the left of  $Z_3$  for the stability.

2) *Selection of  $Z_{01}$* : The tank of current  $i_{aux}$  is formed by  $L_{01}$  and  $C_0$  of characteristic impedance  $Z_{01}$ .  $i_{aux}$  creates a resonant peak, but the rms value is quite low due to the lower duty ratio of  $i_{aux}$ . However, it is important to minimize the peak of  $i_{aux}$  to reduce the volume of core and copper. The peak-excursion of  $i_{aux}$  that the designer contend to deal with is taken to be  $I_{wish}$ . Note that  $i_0$  flows as the excitation of the tank occurs at  $t_1$ . The worst case of current  $i_{aux}$  results when  $V_o > 0$ , because  $D$  and  $T_{aux}$  conduct together for a while, and the additive current  $i_{dd}$  shows up in  $i_{aux}$  ( $= i_0 + i_{dd}$ ). The peak of  $i_{aux}$  is  $(i_{aux})_{max}$ , and it should be limited to  $I_{wish}$ , which yields  $(i_{aux})_{max} \leq I_{wish}$ ; it can be written as

$$(i_o)_{peak} + I_d \leq I_{wish}. \quad (10)$$

Substituting values and arranging terms, (10) is simplified to

$$Z_{01} \geq \frac{|V_o| + V_{thm} + \frac{I_d^2 Z_0}{2V_{thm}}}{I_{wish} - I_d}. \quad (11)$$

Substituting for  $I_{wish}$  and  $V_{thm}$ , and assuming that in the denominator  $I_d$  is comparably smaller, i.e.,  $I_{wish} - I_d \simeq I_{wish}$ , the worst case  $Z_{01}$  is calculated; maximum  $|V_o|$  and  $I_d$  in the numerator gives the worst case  $Z_{01}$ .

3) *Selection of  $C_0$* : Fig. 5 graphs the blown-up tail-end of  $i_s$  and the voltage across  $T_{equ}$ ,  $V_{swt}$ . The circuit commutated turn-off time of the thyristor,  $T_{equ}$ , is marked  $t_q$ . As soon as the storage time  $t_s$  has elapsed, a reverse voltage of  $V_{thm}$  will appear across  $T_{equ}$ . After the time  $t_s$ ,  $T_{equ}$  is blocking and the circuit is practically in *State 1*;  $C_0$  gets charged by  $I_d$  at the rate given by  $I_d/C_0$  [see Fig. 2(b) □]. The ramps “AB” and “AD” in Fig. 5 signify different charging profiles that could result due to the use of different  $C_0$  values, namely  $C_{01}$  and  $C_{02}$  ( $C_{02} > C_{01}$ ). With  $C_{01}$ , the smaller of the two, voltage across the device takes on the curve “AB,” whereby the *cross-over* of the device voltage to the *positive* region occurs as fast as at point B. As seen, point B yields  $t_x < t_q$ , and the






Fig. 6. (a) Consecutive current pulses “ $n-1$ ” and “ $n$ ,” (b) voltage across the equivalent switch  $T_{equ}$ , and (c) voltage change across the loop due to input and output phase change.




Fig. 7. Optimization of voltage stresses.

the above width-inflexibility and generates harmonically optimized input output waveforms.

#### A. Input Converter Control

Input converter serves two purposes: it regulates the current in  $L_d$  to form a current-source and synthesizes sinusoidal line currents at a given power factor. To match the input and output

power drawn by the circuit, input line-currents are drawn in a controlled manner, and the system is said to implement “power feed forward.” Power feed forward minimizes  $I_d$  fluctuations, whereby the involvement of line current in the  $I_d$  regulation is minimized, and better line currents are obtained. *Instantaneous* input and output power matching is not possible at the *bridge terminals*. To clarify the fact readers are urged to refer to the Fig. 2(b)  $\boxtimes$ , the powering state of the converter. Current  $I_d$  is passing through the input and output bridge terminals, and the power at the respective terminals calculates to be  $E \cdot I_d$  and  $V_o \cdot I_d$ . Since the input and output voltages are of different frequency and amplitude, it is unlikely that the above two quantities be equal. The mismatch in instantaneous power renders  $I_d$  a linear change, at the rate given by  $E - V_o/L_d$ , within a current pulse; but the average power can be matched and the *average* of  $I_d$  can be maintained at the reference level,  $I_{d,ref}$ . Fig. 8(a) represents the block diagram of the input controller. “ $L$ ” in Fig. 8(b) represents the line-inductance of impedance  $X_L$ . Phasor diagram for the input filter is drawn in Fig. 8(c); phasors are marked in bold with a bar on top. Subscript in the voltages represents the points, which the voltages belong to (ex.  $\bar{V}_{a^*}$  at point  $A^*$ ).

The power calculator derives the active and reactive Power [9] as follows:

$$\begin{aligned} P_{out} &= v_d i_d + v_q i_q \\ Q_{out} &= v_d i_q - v_q i_d \end{aligned} \quad (19)$$

where  $d$  and  $q$  represent the DQ components of the motor (load) voltages and currents;  $P_{out}$  is the *instantaneous* active power, and  $Q_{out}$  is *instantaneous* reactive power.  $P_{out}$  is referred to the utility terminal to find the *basic reference* line currents [i.e.,  $i_{a,in}$  for phase A, Fig. 8(a)] of input frequency. Then, the reference is further modified using the gain factor,  $K^*$ , to compensate for  $I_d$  variations, and the final set of reference-currents (i.e.,  $i_{a,ref}$  for line A) is derived. Next the current reference is *fed forward* and the reference voltages (i.e.,  $V_{a^*ref}$  for phase A) at the terminals  $A^*$ ,  $B^*$ , and  $C^*$  are generated.

1) *Input Switch Selection—Mode Controller*: Amount of charge drawn by the converter terminals  $A^*$ ,  $B^*$ , and  $C^*$  over the shaded current pulse in Fig. 8(d) is marked by  $\Delta Q_a$ ,  $\Delta Q_b$ , and  $\Delta Q_c$ , respectively, in Fig. 8(b); the *average* currents drawn by the terminals  $A^*$ ,  $B^*$ , and  $C^*$  during the period “ $T$ ” translated to be  $\Delta Q_c/T$ ,  $\Delta Q_b/T$ , and  $\Delta Q_a/T$ , respectively. Fig. 8(d) represents the reference voltage  $V_{a^*ref}$  and its actual voltage trajectory of  $V_{a^*}$  over the period  $T$ . Point “P” in Fig 8(d) represents where the actual voltage lies just before the shaded current pulse occurs; the voltage error at “P” is marked as  $\Delta V_1$ . The intention of the controller is to make the *local* voltage-average of each line equal to the respective reference voltages. Point “Q” represents where the trajectory of  $V_{a^*}$  should end for local average of it (over the period  $T$ ) to become equal to the reference  $V_{a^*ref}$ ; as the voltage trajectory moves along “PQ” and reaches the point Q, it is said that a voltage error of  $\Delta V_{a^*}$  [see Fig. 8(d)] is fully compensated. Therefore, in the process the charge drawn by  $C_f$  connected to phase  $A^*$  can be written as  $C_f \cdot \Delta V_{A^*}$ ; line current  $i_a$  is sinusoidal and assumed constant over the



TABLE I  
METHOD OF INPUT SWITCH SELECTION

vector	$\Delta Q_a$	$\Delta Q_b$	$\Delta Q_c$	selected switches
1	+ < +	-		$T_B^+$ $T_C^-$
	+ > +	-		$T_A^+$ $T_C^-$
2	- < -	+		$T_A^-$ $T_C^+$
	- > -	+		$T_B^-$ $T_C^+$
3	+ - +			$T_B^-$ $T_A^+$
	- + +			$T_B^-$ $T_C^+$
4	- + +			$T_A^-$ $T_B^+$
	- + +			$T_A^-$ $T_C^+$
5	+ - -			$T_A^+$ $T_B^-$
	+ - -			$T_A^+$ $T_C^-$
6	- + -			$T_B^+$ $T_A^-$
	- + -			$T_B^+$ $T_C^-$




Fig. 9. PWM method and zero vectors.

$MN$ , is equivalent to  $i_x (= i_x^* - i_z^*)$ ; therefore,  $MN$  is used to generate the pulse ① of the current  $i_x$  as shown in Fig. 9(c). The zero current vectors are shown in Fig. 9(c). These vectors represent the region where there are no  $i_{xf}$ ,  $i_{yf}$ , and  $i_{zf}$  (see Fig. 1) flowing, and therefore the region where no power is supplied to the load.

2) *Zero Vector Compensation*: The converter cannot stay in the State-1 indefinitely, for voltage in  $C_0$  could rise to prohibitively bigger values; for simplicity of implementation, the time that the converter spends in State-1 is taken to be the time it takes voltage across  $T_{equ}$  to reach the defined threshold  $V_{thm}$ . Therefore, exact zero-vector duration cannot be satisfied by the State-1 alone. To lengthen the time it spends in zero vector, a circulation mode is activated by turning on both thyristors on one arm (i.e.,  $T_x^-, T_x^+$  Fig. 1) of the output bridge.

3) *Control Method*: This is targeted at voltage/frequency control; the block diagram of control for phase  $X$  can be found in Fig. 10. A PWM pulse pattern for sinusoidal current and a sinusoidal voltage reference, stored in a ROM, are used in this method. In the scheme PWM current pattern is used to turn-on the switches, and then the resulted output voltages  $V_x$ ,  $V_y$ , and  $V_z$  at the terminals  $X$ ,  $Y$ , and  $Z$  are used to generate a synchronized three-phase voltage reference using the ROM data. The generated voltage reference is compared with the actual voltages to generate the voltage errors (i.e.,  $\Delta V_x$  for phase  $X$ ). As seen, error voltage  $\Delta V_x$  and the factor given by  $I_d$  regulation loop,  $K^*$ , is used to find  $K_{out}$ , which modifies the duty factor of the ROM data for current of phase  $X$ .

### C. Digital Implementation of the AC/AC System

The controller is implemented using "ACSL" software [10] on "hprisc" workstation. Fixed calculation step size of 0.02  $\mu S$  is used with the fourth-order "Runge-Kutta" algorithm for integration. Voltage behind the transient reactance is used to model the motor (4 kW). The digital simulation results can be found in the Fig. 11. It depicts that fairly good line currents of unity power factor and smooth motor currents are feasible with smaller fluctuations in  $I_d$ .

### D. Experimental Implementation

Although a conventional  $\mu$ controller would be enough to perform the controller requirement, the DSP TMS320C25-based development-system, available at the laboratory, is used in the implementation. Characteristic data for the prototype can be found in Table II. Fig. 12 shows the experimental waveforms; as seen the method yields smooth waveforms. A 30- $\Omega$  resistor load is kept in parallel with the induction motor. The response of the system for a command-voltage change of 0-90 V, at  $f = 30$  Hz is captured in Fig. 12(d); as seen the controller successfully responds to the change in commanded voltage.

## V. PWM LIMITS

### A. The Highest Possible Pulse Frequency

Maximum pulse-frequency of the converter depends on two factors: the minimum conducting width of a current




Fig. 10. V/F control by PWM current pulses.

pulse, i.e., the total minimum time the converter spends in modes 3 and 4 (see Fig. 3), and the minimum turn-off time requirement for  $T_{equ}$  to recover, i.e., the time  $t_q$  in Fig. 5. It is assumed that in Fig. 3(a), the length  $(t_r - t_0)$  and  $(t_3 - t_2)$  are negligible compared to  $(t_2 - t_1)$ , which is the width of the  $i_{aux}$ . Accordingly, the minimum conducting period occurs when  $t_1$  reaches  $t_r$ . By substituting values from Table II:

$$\begin{aligned} \text{Max. Pulse Frequency} &= \frac{1}{t_2 - t_1 + t_q} \\ &= \frac{1}{\pi \sqrt{L_{01} C_0} + t_q} \\ &= 38.6 \text{ kHz.} \end{aligned} \quad (24)$$

**B. Current Bus Usage/Limit of Modulation Index**

In Fig. 14, A and B are the magnitudes of the carrier and the reference-current, respectively. Fig. 14(b) represents the portion of an exaggerated reference current and the carrier. The carrier used in the prototype is 1.5 kHz, which yields a period of 667  $\mu$ s. Therefore, the time- $\lambda$  spend by the carrier in traversing a length of (A-B) is given by

$$\lambda = \left(1 - \frac{B}{A}\right) \cdot \frac{667}{2}. \quad (25)$$

The zero-vector implementation is achieved by the arm shorting as explained earlier; therefore, the shortest period that can be implemented by such vectors is dictated by the




Fig. 11. Simultaneous control of line current, motor current, and biasing current (digital simulation results).

minimum pulse width of a current pulse and the thyristor turn-off time  $t_q$ . Note also that the full zero vector duration is given

TABLE II  
PARAMETERS OF THE PROTOTYPE

Circuit Parameters	
$L_{o1} = 40 \mu\text{H}$	$L_{o2} = 45 \mu\text{H}$ $L_d = 20 \text{ mH}$
$C_0 = 0.3 \mu\text{F}$	$C_f = 75 \mu\text{F}$ $L = 1 \text{ mH}$
Thyristors:	"Toshiba" SH 50L13A, $t_q = 15 \mu\text{s}$ $V_{RRM} = 1000 \text{ V}$
Diode:	"Fuji-Electric" ERG27-10, $t_{\pi} = 0.5 \mu\text{s}$ $V_{RRM} = 800 \text{ V}$
Induction Motor	0.75 kW, 2P, 200 V, 3 $\phi$
PWM carrier	1.5 kHz

by  $2\lambda$  which yields

$$2\lambda \geq \pi\sqrt{L_{o1}C_0} + t_q. \quad (26)$$

Substituting for  $\lambda$  from (25) in (26), and arranging terms

$$\frac{B}{A} \leq 1 - \left[ \pi\sqrt{L_{o1}C_0} + t_q \right] \cdot \frac{1}{667}. \quad (27)$$

Substituting values from Table II, the modulation index  $B/A$  turns out to be

$$\frac{B}{A} \leq 0.99. \quad (28)$$

The minimum value of  $B/A$  depends on the minimum conduction-period of a pulse. With the time taken by the carrier to traverse a distance  $B$  (see Fig. 14 for min.  $B$ ), it can be derived

$$667 \cdot \frac{B}{A} \geq \pi\sqrt{L_{o1}C_0}. \quad (29)$$

Substituting values from Table II,  $B/A \geq 0.02$ . Allowing a safety margin, the range of  $B/A$


$$0.9 \geq \frac{B}{A} \geq 0.03; \quad \text{carrier} = 1.5 \text{ kHz}. \quad (30)$$

## VI. CONCLUSION


The topology is easy to operate and of smaller part count; therefore, it constitutes an economically viable system. The PWM control algorithm presented is found to be very effective and gives quite satisfactory output current and voltage spectral performance. Moreover, with a current source converter the *V/F operation* has been successfully implemented.

The line-current feed-forward, charge-based, mode controller is robust and does not excite  $L, C_f$  oscillations.


The fact that there exists a particular voltage  $V_{thm}$  across the equivalent thyristors  $T_{equ}$  that gives an optimal voltage stress per switch is identified. The design criterion and voltage optimization method introduced could be easily adopted in the design of resonant converters of the family [1], [5]–[7].




(a)



(b)



(c)



(d)

Fig. 12. Experimental results ( $f = 30 \text{ Hz}$ ). (a) Motor voltage and current, (b) motor voltage and PWM current pulses, (c) current waveforms of the topology, and (d) dynamic performance for reference voltage change.




 Fig. 13. Derivation of  $\Delta Q$ .


Fig. 14. Illustrations for PWM limits.

## APPENDIX

 A. Derivation of  $\Delta Q$ 

Taking derivatives with respect to time on both sides of (2), the rate of change of  $i_s$  at  $t = 0$ :

$$\begin{aligned} \tan(\theta) &= \left( \frac{di_s}{dt} \right)_{t=0} \\ &= \frac{V_{thm}}{L_{01} + L_{02}} \\ &= \frac{V_{thm}}{C_0 \cdot Z_0^2}. \end{aligned} \quad (31)$$

From Fig. 13, area of the triangle  $GHI$  is equal to  $\Delta Q$ ; it could be derived as follows:

$$\begin{aligned} GH &= \frac{IH}{\tan(\theta)} \\ &= \frac{I_d \cdot C_0 \cdot Z_0^2}{V_{thm}} \end{aligned} \quad (32)$$

$$\Delta Q = \frac{I_d^2 \cdot C_0 \cdot Z_0^2}{2 \cdot V_{thm}} \quad (33)$$

## B. Expressions for Currents

$$i_0 = \frac{V_{thm} + V_o + \frac{I_d^2 Z_0^2}{2 V_{thm}}}{Z_{01}} \sin(\omega_{01} t) \quad (34)$$

$$i_{dd} = \frac{2V_o + V_{thm} + \frac{I_d^2(L_{01} + L_{02})}{2V_{thm}C_0}}{Z_0} \sin(\omega_0 t); \quad (35)$$

$V_o < 0.$

## REFERENCES

- [1] Y. Murai and T. A. Lipo, "High frequency series resonant DC-link power conversion," *IEEE-IAS Trans.*, vol. IA-28, no. 6, pp. 1277–1285, Nov./Dec. 1992.
- [2] D. M. Divan, "The resonant DC link converter—A new concept in static power conversion," *IEEE IAS-Trans.*, vol. 25, Mar./Apr. 1989.
- [3] M. Hombu, S. Ueda, and A. Ueda, "A current source GTO inverter with sinusoidal inputs and outputs," *IEEE-IAS Trans.*, vol. IA-23, pp. 247–255, Mar./Apr. 1987.
- [4] G. L. Skibinski and D. M. Divan, "Characterization of GTO's for soft switching applications," in *IEEE-IAS Conf. Rec. 1988*, pp. 638–646.
- [5] H. Nakamura, Y. Murai, and T. A. Lipo, "Pulse split concept in series resonant DC-link power conversion for induction motor drives," *IAS-IEEE Trans.*, vol. IA-30, no. 1, pp. 45–51, 1994.
- [6] E. DaSilva, G. Ledwich, M. Aydemir, and T. A. Lipo, "Pulse width modulated series resonant converter," in *IAS Annu. Meet.*, 1992, pp. 744–749.
- [7] H. Nakamura, Y. Murai, and T. A. Lipo, "Quasi current resonant DC link AC/AC converter," *IEEE Trans. Power Electron.*, vol. 9, pp. 594–600, Nov. 1994.
- [8] P. N. Enjeti, P. D. Ziogas, and J. F. Lindsay, "A current source PWM inverter with instantaneous current control capability," in *IEEE-IAS Annu. Meet.*, 1988, pp. 927–933.
- [9] H. Akagi, Y. Kanazawa, and A. Nabae, "Instantaneous reactive power compensators comprising switching devices without energy storage components," *IEEE Trans. Ind. Applicat.*, vol. IA-20, p. 625, May/June 1984.
- [10] *Advanced Continuous Simulation Language (ACSL) Reference Manual.*



**Sunil Gamini Abeyratne** was born in Kandy, Sri Lanka, on December 17, 1960. He received the B.Sc.(Eng.) degree in electrical and electronics engineering from the University of Peradeniya, Sri Lanka, in 1987, and the M.S.E.E degree from the Gifu University, Gifu, Japan, in 1992.

He was with the Department of Electrical and Electronics Engineering, University of Peradeniya, from May 1987 to January 1988 and joined the Colombo Dockyard Limited as a Trainee Electrical and Electronics Engineer in 1988. He became an Electrical and Electronics Engineer in 1989. He worked as a Researcher at the Wisconsin Power Electronics Research Center, University of Wisconsin-Madison, from December 1992 to September 1994. Currently, he is a Ph.D. student at the Gifu University, Japan.

Mr. Abeyratne is a recipient of University Full Colors of the University of Peradeniya. He is a student member of the IEEJ.



**Jirou Horikawa** was born on January 28, 1969, in Tokushima-prefecture, Japan. He received the B.E.E and M.S.S.E. degrees from the Gifu University, Gifu, Japan, in 1992 and 1994, respectively. Since 1994, he has been working in Kitano Electronics Systems Company in Japan.

He is member of IEE J.



**Yoshihiro Murai** (A'89–SM 91) was born on January 13, 1942, in Sagamihara-city, Japan. He received the B.E.E and M.S.S.E. degrees from Gifu University, Gifu, Japan, in 1965 and 1969, respectively, and the Dr. Eng. degree from the Tokyo Institute of Technology in 1981.

Since 1969 he has been engaged in the field of power electronics, especially in the inverter driven motor systems, brushless dc motors, high-frequency resonant link converters, PWM technique, and stability analysis. From 1987 to 1988, he was at the

University Wisconsin Madison for ten months, where he started working on the series resonant dc link power conversion. He is currently a Professor at the Gifu University.



**Thomas A. Lipo** (M'64–SM'71–F'87) was born in Milwaukee, WI. He received the B.E.E and M.S.E.E. degrees from Marquette University, Milwaukee, WI, in 1962 and 1964, and the Ph.D. degree in electrical engineering from the University of Wisconsin in 1968.

From 1969 to 1979, he was an Electrical Engineer in the Power Electronics Laboratory of Cooperate Research and Development of the General Electric Company, Schenectady, NY. He became Professor of Electrical Engineering at Purdue University, West Lafayette, IN, in 1979, and in 1981 he joined the University of Wisconsin, Madison, in the same capacity, where he is presently the W. W. Grainger Professor for Power Electronics and Electrical Machines.

Dr. Lipo received the Outstanding Achievement Award from the IEEE Industry Applications Society, William E. Newell Award of the IEEE Power Electronics, and the 1995 Nicola Tesla IEEE Field Award from the Power Engineering Society for his work. He has served IEEE in various capacities, including President of the Industrial Applications Society.